UCL Discovery
UCL home » Library Services » Electronic resources » UCL Discovery

Bridging Python to Silicon: The SODA Toolchain

Bohm Agostini, N; Curzel, S; Zhang, J; Limaye, A; Tan, C; Amatya, V; Minutoli, M; ... Tumeo, A; + view all (2022) Bridging Python to Silicon: The SODA Toolchain. IEEE Micro 10.1109/MM.2022.3178580. (In press). Green open access

[thumbnail of Bridging_Python_to_Silicon_The_SODA_Toolchain.pdf]
Preview
Text
Bridging_Python_to_Silicon_The_SODA_Toolchain.pdf - Accepted Version

Download (2MB) | Preview

Abstract

Systems performing scientific computing, data analysis, and machine learning tasks have a growing demand for application-specific accelerators that can provide high computational performance while meeting strict size and power requirements. However, the algorithms and applications that need to be accelerated are evolving at a rate that is incompatible with manual design processes based on hardware description languages. Agile hardware design tools based on compiler techniques can help by quickly producing an application specific integrated circuit (ASIC) accelerator starting from a high-level algorithmic description. We present the SODA Synthesizer, a modular and open-source hardware compiler that provides automated end-to-end synthesis from high-level software frameworks to ASIC implementation, relying on multi-level representations to progressively lower and optimize the input code. Our approach does not require the application developer to write register-transfer level code, and it is able to reach up to 364 GFLOPS/W efficiency (32-bit precision) on typical convolutional neural network operators.

Type: Article
Title: Bridging Python to Silicon: The SODA Toolchain
Open access status: An open access version is available from UCL Discovery
DOI: 10.1109/MM.2022.3178580
Publisher version: https://doi.org/10.1109/MM.2022.3178580
Language: English
Additional information: This version is the author accepted manuscript. For information on re-use, please refer to the publisher’s terms and conditions.
Keywords: Hardware , Optimization , Synthesizers , Codes , Hardware design languages , Kernel , Field programmable gate arrays
UCL classification: UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Maths and Physical Sciences
UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Maths and Physical Sciences > Dept of Physics and Astronomy
UCL > Provost and Vice Provost Offices > UCL BEAMS
UCL
URI: https://discovery.ucl.ac.uk/id/eprint/10150659
Downloads since deposit
632Downloads
Download activity - last month
Download activity - last 12 months
Downloads by country - last 12 months

Archive Staff Only

View Item View Item