UCL Discovery
UCL home » Library Services » Electronic resources » UCL Discovery

Timing and Resource-aware Mapping of Quantum Circuits to Superconducting Processors

Lao, L; van Someren, H; Ashraf, I; Almudever, CG; (2021) Timing and Resource-aware Mapping of Quantum Circuits to Superconducting Processors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 10.1109/TCAD.2021.3057583. (In press). Green open access

[thumbnail of 09349092.pdf]
Preview
Text
09349092.pdf - Accepted Version

Download (25MB) | Preview

Abstract

Quantum algorithms need to be compiled to respect the constraints imposed by quantum processors, which is known as the mapping problem. The mapping procedure will result in an increase of the number of gates and of the circuit latency, decreasing the algorithm’s success rate. It is crucial to minimize mapping overhead, especially for Noisy Intermediate-Scale Quantum (NISQ) processors that have relatively short qubit coherence times and high gate error rates. Most of prior mapping algorithms have only considered constraints such as the primitive gate set and qubit connectivity, but the actual gate duration and the restrictions imposed by the use of shared classical control electronics have not been taken into account. In this paper, we present a mapper called Qmap to make quantum circuits executable on scalable processors with the objective of achieving the shortest circuit latency. In particular, we propose an approach to formulate the classical control restrictions as resource constraints in a conventional list scheduler with polynomial complexity. Furthermore, we implement a routing heuristic to cope with the connectivity limitation. This router finds a set of movement operations that minimally extends circuit latency. To analyze the mapping overhead and evaluate the performance of different mappers, we map 56 quantum benchmarks onto a superconducting processor named Surface-17. Compared to a prior mapping strategy that minimizes the number of operations, Qmap can reduce the latency overhead up to 47.3% and operation overhead up to 28.6%, respectively.

Type: Article
Title: Timing and Resource-aware Mapping of Quantum Circuits to Superconducting Processors
Open access status: An open access version is available from UCL Discovery
DOI: 10.1109/TCAD.2021.3057583
Publisher version: https://doi.org/10.1109/TCAD.2021.3057583
Language: English
Additional information: This version is the author accepted manuscript. For information on re-use, please refer to the publisher’s terms and conditions.
Keywords: Quantum computing, quantum compilation, resource-constrained scheduling, routing
UCL classification: UCL
UCL > Provost and Vice Provost Offices > UCL BEAMS
UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Maths and Physical Sciences
UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Maths and Physical Sciences > Dept of Physics and Astronomy
URI: https://discovery.ucl.ac.uk/id/eprint/10130718
Downloads since deposit
87Downloads
Download activity - last month
Download activity - last 12 months
Downloads by country - last 12 months

Archive Staff Only

View Item View Item