Mishra, V;
Benjamin, J;
Zervas, G;
(2021)
MONet: Heterogeneous Memory over Optical Network for Large-Scale Data Centre Resource Disaggregation.
Journal of Optical Communications and Networking
, 13
(5)
pp. 126-139.
10.1364/JOCN.419145.
Preview |
Text
Benjamin_Final_Submission_v2.pdf - Accepted Version Download (20MB) | Preview |
Abstract
Memory over Optical Network (MONet) system is a disaggregated data center architecture where serial (HMC) / parallel (DDR4) memory resources can be accessed over optically switched interconnects within and between racks. An FPGA/ASIC-based custom hardware IP (ReMAT) supports heterogeneous memory pools, accommodates optical-to-electrical conversion for remote access, performs the required serial/parallel conversion and hosts the necessary local memory controller. Optically interconnected HMC-based (serial I/O type) memory card is accessed by a memory controller embedded in the compute card, simplifying the hardware near the memory modules. This substantially reduces overheads on latency, cost, power consumption and space. We characterize CPU-memory performance, by experimentally demonstrating the impact of distance, number of switching hops, transceivers, channel bonding and bit-rate per transceiver on bit-error rate, power consumption, additional latency, sustained remote memory bandwidth/throughput (using industry standard benchmark STREAMS) and cloud workload performance (such as operations per second, average added latency and retired instructions per second on memcached with YCSB cloud workloads). MONet pushes the CPU-memory operational limit from a few centimetres to 10s of metres, yet applications can experience as low as 10% performance penalty (at 36m) compared to a direct-attached equivalent. Using the proposed parallel topology, a system can support up to 100,000 disaggregated cards.
| Type: | Article |
|---|---|
| Title: | MONet: Heterogeneous Memory over Optical Network for Large-Scale Data Centre Resource Disaggregation |
| Open access status: | An open access version is available from UCL Discovery |
| DOI: | 10.1364/JOCN.419145 |
| Publisher version: | https://doi.org/10.1364/JOCN.419145 |
| Language: | English |
| Additional information: | This version is the author accepted manuscript. For information on re-use, please refer to the publisher’s terms and conditions. |
| UCL classification: | UCL UCL > Provost and Vice Provost Offices > UCL BEAMS UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Engineering Science UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Engineering Science > Dept of Electronic and Electrical Eng |
| URI: | https://discovery.ucl.ac.uk/id/eprint/10121637 |
Archive Staff Only
 |
View Item |
