Grammenos, RC;
Darwazeh, I;
(2011)
FPGA design of low complexity SEFDM detection techniques.
In:
(Proceedings) London Communication Symposium.
Preview |
Text
Grammenos, Darwazeh - 2011 - FPGA design of low complexity SEFDM detection techniques.pdf - Published Version Download (464kB) | Preview |
Abstract
This paper presents for the first time the hardware design of low complexity detection algorithms for the recovery of Spectrally Efficient Frequency Division Multiplexing (SEFDM) signals. The work shows that a practical design is feasible using Field Programmable Gate Arrays (FPGAs). Two detection techniques can be implemented using the proposed system architecture, namely Zero Forcing (ZF) and Truncated Singular Value Decomposition (TSVD), demonstrating that our hardware design is flexible. TSVD offers a significant reduction in complexity compared to optimal detection techniques, such as Maximum Likelihood (ML) while outperforming ZF, in terms of Bit Error Rate (BER). Results show excellent fixed-point performance and are comparable to existing floating-point computer-based simulations.
Type: | Proceedings paper |
---|---|
Title: | FPGA design of low complexity SEFDM detection techniques |
Event: | London Communication Symposium |
Location: | London |
Open access status: | An open access version is available from UCL Discovery |
Publisher version: | http://www.ee.ucl.ac.uk/lcs/programme.html |
Language: | English |
Additional information: | This version is the author accepted manuscript. For information on re-use, please refer to the publisher’s terms and conditions. |
UCL classification: | UCL UCL > Provost and Vice Provost Offices > UCL BEAMS UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Engineering Science UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Engineering Science > Dept of Electronic and Electrical Eng |
URI: | https://discovery.ucl.ac.uk/id/eprint/1529400 |
Archive Staff Only
View Item |