Towards Full Stack Acceleration of Deep Convolutional Neural Networks on FPGAs

Shuanglong Liu, Hongxiang Fan, Martin Ferianc, Xinyu Niu, Huifeng Shi, and Wayne Luk, Fellow, IEEE

Abstract—Due to the huge success and rapid development of convolutional neural networks (CNNs), there is a growing demand of hardware accelerators that accommodate a variety of CNNs to improve the inference latency and energy efficiency, in order to enable their deployment in real-time applications. Among popular platforms, Field-Programmable Gate Arrays (FPGAs) have been widely adopted for CNN acceleration because of their capability to provide superior energy efficiency and low-latency processing, while supporting high reconfigurability, making them favourable for accelerating rapidly evolving CNN algorithms. This paper introduces a highly customized and streaming hardware architecture which focuses on improving the compute efficiency for streaming applications by providing full stack acceleration of CNNs on FPGAs. The proposed accelerator maps the most computational functions, i.e. convolutional and deconvolutional layers in one unified module, and implements the residual and concatenative connections with high efficiency, in support to the inference of mainstream CNNs with different topologies. This architecture is further optimized through exploiting different level of parallelism, layer fusion and fully leveraging DSPs. The proposed accelerator has been implemented on Intel’s Arria 10 GX1150 hardware and evaluated with a wide range of benchmark models. The results demonstrate a high performance of over 1.3 TOP/s of throughput, up to 97% of compute (MAC) efficiency, which outperforms the state-of-the-art FPGA accelerators.

Index Terms—Convolutional Neural Networks (CNNs), Field Programmable Gate Arrays (FPGAs), Hardware Accelerator, Unified Architecture, Layer Fusion, Deep Learning.

I. INTRODUCTION

RECENTLY, large and deep convolutional neural networks (CNNs) have become widely adopted in many tasks such as image classification [1], object detection [2] and semantic segmentation [4]. Particularly, they have been deployed in a variety of real-life and real-time applications such as smart cities, cameras and remote sensing [5]. In these applications, CNNs have shown great accuracy improvement in comparison to traditional machine learning (ML) algorithms due to their high learning ability and their structural similarity to the visual cortex of human brains. However, most successful CNN models exhibit very high computational complexity, and require vast memory and processing power.

The operations that compose a CNN are not well-suited to the Von Neumann computer architecture at the heart of CPUs. They are better suited to hardware architectures with distributed, massively-parallel computation and local memory such as graphics processing units (GPUs) or Field-programmable Gate Arrays (FPGAs). In particular, GPUs with highly parallel architectures can achieve high throughput on CNNs by processing parallel samples in batches. The efficiency of GPUs relies largely on the regularity of data and batch size, which works well for off-line training but not in practice while targeting real-time inference [6]. For example, images in streaming applications arrive one by one and using batch processing can greatly increase latency, which is critical to the system’s performance.

Designing a dedicated hardware for accelerating CNNs requires significant investment and time to develop. However, the ML community keeps to rapidly evolve CNNs. For example, VGG16 [2] was first introduced in 2014 for object detection, one of the most popular tasks in computer vision, which employed a uniform convolutional kernel size with serial layer connectivity. A year later, CNNs have been in the trend of employing residual (ResNets [7]) and concatenative connections (GoogLeNet [8]), which introduce irregular connectivity across layers. Moreover, networks such as YOLOv3 [9] employ both types of irregular connections, making potential accelerators e.g. for VGG16 already obsolete. These irregular connections are shown and explained in Figure 1.

Apart from object detection, semantic segmentation has been widely studied across a variety of application domains, in order to provide pixel-wise information of the image.

This work was supported in part by the United Kingdom EPSRC under Grant EP/L016796/1, Grant EP/N031768/1, Grant EP/P010040/1, Grant EP/L00058X/1 and Grant EPS/00069/1, and in part by the funds from Corerain, Maxeler, Intel, Xilinx and SGIIT. (Corresponding author: Shuanglong Liu.)

S. Liu, H. Fan and W. Luk are with the Department of Computing, Imperial College London, London, SW7 2AZ, UK.
M. Ferianc is with the Department of Electronic and Electrical Engineering, University College London, London, UK. This work was done when he pursued his master degree at Imperial College London.
X. Niu is with Corerain Technologies Ltd., Shenzhen, China.
H. Shi is with the State Key Laboratory of Space-Ground Integrated Information Technology (SGIIT), Beijing, China.
E-mail: s.liu13@imperial.ac.uk

Fig. 1. The main functions and connectivity in CNNs: (a) standard convolution with serial connection; (b) deconvolution, also known as up-sampling, which extrapolates new information from the input feature map and is widely used in segmentation models; (c) residual connection, also called as shortcut connection, where the results of one layer skip one or more layers and then are added to subsequent layers at different depth levels; (d) concatenative connection, which is a utility layer that concatenates its multiple input blobs to one single output blob onto which no mathematical functions are performed.

Unlike previous FPGA-based accelerators targeting CNN types shown in (a), our work aims to improve the efficiency of CNNs of all these types.

This work was done when he pursued his master degree at Imperial College London.
Deconvolution layer (Deconv), also named as up-sample in literatures, is hence introduced in models such as SegNet [4] or U-Net [10], in addition to classic 2-D convolution (Conv), which also employ concatenative connections. In these models, Deconv together with Conv layers make up the majority of computation [11]. As a result, they are far more computationally intensive than models designed for image classification or object detection. Therefore, a general customisable hardware architecture, without the need to develop dedicated circuits, with the capability to support all kinds of models mentioned above is crucial for rapid system development. This requires special focus and efforts on the compute efficiency of both Conv and Deconv layers, as well as the irregular connections.

To address the challenges of CNNs with irregular shapes and/or Deconv layers, and adapt to varying and evolving CNNs, we propose a full stack optimization framework and develop a hardware accelerator based around FPGAs. Figure 2 presents the workflow of the proposed method in three parts. In the training stage, the compiler tool accepts a newly designed and trained CNN model from ML frameworks such as Tensorflow [12], PyTorch [13] or Caffe [14]. Then the compiler generates an optimized representation, i.e. a streaming graph, which can then be run on hardware. In application level, the execution instructions are generated for the already trained CNN model and then the system makes calls to the computational engine on the FPGA for inference. The whole network inference is executed on the hardware engine with the CNN’s weights and input image stored in DDR memory.

In the heart of our approach is a compute engine, i.e. the hardware accelerator which aims to improve the compute efficiency and reduce the inference latency for the mainstream CNNs with different topologies. It builds on a unified hardware architecture which maps both Conv and Deconv layers into a single hardware module, in order to improve the resource efficiency. Besides, the streaming accelerator maps the irregular connections (residual and concatenative connections) with high efficiency by organizing the hardware blocks in a way where all blocks are kept busy at all times, also by using a custom-tailored design of smart cache system. Additionally, the accelerator is further optimized through exploiting different level of parallelism and fully leveraging the digital signal processing blocks (DSPs) on an FPGA. Finally, the CNN is quantized through 8-bit fixed-point quantization scheme [15] to achieve higher performance without loss of accuracy.

The novel contributions of this work are as follows:

- Automated acceleration framework, which enables users to employ the trained network models on FPGAs with optimal hardware configurations;
- Unified hardware architecture designed on the matrix multiplication module to implement the main computation layers with high computation efficiency, specifically Conv and Deconv with arbitrary kernel size;
- Streaming accelerator with efficient mapping of residual and concatenative connections and optimized with techniques such as input reshaping and layer fusion; Therefore, it can support the mainstream CNNs with regular or irregular structure more efficiently;
- Latency estimation method using Gaussian process regression to predict the latency in real FPGA implementation more accurately, which in turn reduces the design time for trade-off between accuracy and performance, and improves the hardware design productivity;

Leveraging all these advances into a single system, we have built an efficient CNN inference engine on an FPGA (Intel’s Arria 10) with high compute efficiency. The compute efficiency is measured using the number of useful multiply-accumulate (MAC) cycles taken by the DSP blocks compared with the maximum peak performance. Achieving a high compute efficiency across a wide range of CNN models is a challenge for many hardware accelerators. The high compute and energy efficiency of the proposed design comes from the high resource utilization (DSPs and local memories) and efficiency due to several factors:

- Ability to exploit over 97% of the DSPs in the FPGA device with flexible DSP configurations (Section VI-D);
- Ability to occupy the DSPs during most of the time (> 90%) by: 1) implementing the main computation operations in one unified architecture (Section III-A); and 2) reducing communication time with efficient execution of irregular connections (Section III-D) and layer fusion method (Section IV);

II. BACKGROUND AND RELATED WORK

In this Section, we first review recent advances for efficient CNNs in both algorithm and hardware implementations. Then, we summarize the limitations of previous FPGA-based accelerators for CNNs in comparison to our design. Quantitative evaluation and comparison will be presented in Section VI-F.

A. CNN Layer Overview

CNNs are built of several computational operations stacked on top of each other, commonly known as layers, and most modern networks have residual or concatenative connections between them. Frequently used layers are 2-D convolutional (Conv), up-sampling (Deconv) or fully-connected (FC) layers. These three layer types take up over 90% of computation in a CNN model. Besides, there are pooling and batch normalization layers or activations such as rectified linear unit (ReLU).

As illustrated in Code 1, the Conv or Deconv receives $C \times H_i \times W_i$ sized input feature maps, and then these inputs are convolved or deconvolved with a kernel with the shape of $F \times C \times K \times K$. Each kernel window with the size of $K \times K$
is performed with one channel of the input \((H_i \times W_i)\) by sliding the kernel with a stride of \(S\) to produce one output feature map \((H \times W)\); then the results of \(C\) channels are accumulated to produce one channel of output (channel loop in line 2). All filters of the output feature maps \((F \times H \times W)\) are generated by repeating this process \(F\) times (filter loop in line 1). Line 5 of Code 1 describes the 2-D convolution. Deconv layers are implemented as transposed convolutions in CPUs or GPUs. Before performing the transposed convolution, zeros need to be inserted into the original input feature maps. FC layers can be converted to a Conv layer by considering the kernel size \(K\). For example, an FC layer with the input size of \(C \times H \times W\) and the output size of \(F \times 1\) can be implemented as a Conv layer with the kernel size of \(F \times C \times H \times W\).

### C. Related Work

Recently, various FPGA-based accelerators for CNN inference have been proposed with the key objectives of designing a system with high energy efficiency and low latency. These accelerators, however, are generally targeting relatively structurally simple networks such as AlexNet or VGG16. The common strategy used among these accelerators is to minimize the data and weight movement from the off-chip memories to the compute engine which is implemented with FPGA’s fabric. The techniques include (1) double buffer, to overlap the computation time and the data/weight load time; and (2) layer fusion, to process multiple CNN layers in a pipelined manner, allowing for instant use of intermediate data without external memory access. However, a majority of prior accelerators only focus on Conv layers, thus provide high efficiency only for CNNs with regular shapes.

Few works have studied the acceleration of Deconv layers and generative networks (GANs) which consist solely of deconvolutional layers. Therefore, they did not attempt to accelerate other models such as those used in segmentation models which employ both Conv and Deconv layers. Our prior work optimized the operations of both Deconv and Conv layers for semantic segmentation. An approach was proposed to address the compute inefficiency incurred by the sparsity of Deconv when implemented as transposed Conv. However, two different hardware modules are deployed for Deconv and Conv separately in this design and their DSPs for multipliers are not shared, which caused the inefficiency of resource utilization.

Moreover, previous FPGA-based accelerators did not efficiently support models with irregular connections. Venieris et al. designed three hardware blocks for each irregular network connection for networks that they evaluated, i.e. GoogLeNet, ResNet-152 and DenseNet-161. This approach can be a solution for a reconfigurable FPGA design, but it still leads to low resource efficiency in execution and reduction in the design’s productivity. McDanel et al. introduced a network without any concatenative or residual connections with small accuracy loss. Although competitive performance on ImageNet can be achieved in the mobile setting, it did...
not solve the problem from the hardware perspective, and in other applications, users are gradually more inclined towards using residual or concatenative connections.

Compared to previous work, we first implement the main computation layers among CNN models, i.e. convolutional, deconvolutional and fully-connected layer and map them into a single unified module which improves the MAC efficiency during inference. Second, the proposed accelerator supports both residual and concatenative connections for a general set of networks with only one element-wise residual hardware block, and a high compute efficiency for these irregular structures is achieved through designing a smart memory system (Section III-D). As a result, our approach provides high compute efficiency for both regular and irregular network structures without the need to reconfigure the FPGA fabric.

III. STREAMING ACCELERATOR ARCHITECTURE

This Section first proposes a unified architecture to support the main operations: convolution, deconvolution and fully connected layers in CNNs, which serves as the key hardware module in our compute engine. We explore different levels of parallelism for the unified architecture as well as the overall accelerator. Then, it presents the overall structure of the accelerator with a smart cache design that allows the implementation of residual and concatenative connections, while maintaining high efficiency for a general set of CNN models. Lastly, it employs the 8-bit fixed-point quantization scheme [15] in this work.

A. The Unified Architecture

The direct mapping of CPU- or GPU-based Deconv algorithm, i.e. transposed convolution on FPGA will incur the compute inefficiency due to the zero insertions leading to meaningless multiplications with zeros. In this work, an efficient 2-D Deconv approach proposed in [11] is used in our hardware implementation, as illustrated in Figure 3. This approach multiplies input pixels with the corresponding weight kernel and sums the overlapping area in output maps. It improves the compute efficiency by exploiting the sparseness of transposed convolutions. With this method, the total number of multiplications in Deconv is reduced from \( K^2 \cdot F \cdot C \cdot H \cdot W \) to \( r \cdot F \cdot C \cdot H \cdot W \) where \( r \in [1, 2] \).

![Fig. 3. Visualization of our approach to implement the Deconv layer with \( K = 3, S = 3, Padding = 1 \).](image)

Existing FPGA-based accelerators such as [11], [37] implement 2-D Conv by unrolling the dot-product loop in line 5 of Code 2 using \( K \times K \) multipliers. However, this type of architecture cannot be reused for the Deconv approach mentioned above because of the different computing pattern.

![Fig. 4. The unified architecture proposed to map Conv, Deconv and FC on FPGA with parallel channel processing and the 8-bit quantization module to support integer-only arithmetic inference [15].](image)

Besides, it is difficult to reconfigure the compute kernel back for Conv with multiple kernel sizes (such as \( 3 \times 3 \), \( 5 \times 5 \) or \( 7 \times 7 \)).

To improve the resource efficiency, we propose a unified accelerator architecture to implement both Conv and Deconv with an arbitrary kernel size. FC layers are always performed as a Conv layer without the need to introduce additional blocks, and thus achieve the highest resource occupancy during runtime. In this architecture, each multiplier is responsible for computing a single output pixel, such that the 2-D Conv or Deconv is performed in a single multiply and accumulate (MAC) unit for one output. As shown in Figure 4, it consists of a matrix multiplication (MM) module which computes multiple channels of input in parallel, and a quantization module which computes the sum of the input pixels, to support the 8-bit linear quantization scheme proposed in [15]. The quantization scheme for CNNs achieves a very high compute density without observing loss of accuracy, as we will show in Section VI-E. The details on the implementation of Conv and Deconv are explained as below.

Conv: To compute one output pixel, the corresponding \( K \times K \) input pixels of the feature maps and \( K \times K \) weights are sequentially multiplied in a single multiplier. Then, the multiplied results are flowed into an accumulator (ACC shown in Figure 4) for accumulation to compute one output pixel of the input maps of one channel. Therefore, one output of convolution requires \( K \times K \) hardware cycles in total.

Deconv: The Deconv approach shown in Figure 5 is more complex than Conv in terms of hardware implementation. The number of MAC operations required depends on the position of the computed output pixel, since there are different overlapping rows and columns presented in the output map in Figure 5. In total, three cases are to be considered: (1) for the output with non-overlapping rows or columns, only one input pixel is multiplied by the weights; (2) for the output with only one overlapping row or column, two adjacent input pixels in row or column dimensions are sequentially multiplied by the corresponding weights; (3) for output with both overlapping row and column, four adjacent input pixels in row and column dimensions are sequentially multiplied by the weights. For
the last two cases, the multiplied results are flowed into the accumulator for accumulation. Hence, 1, 2 or 4 clock cycles are required respectively to compute one Deconv output of one channel input maps in the three cases.

Therefore, the architecture can implement convolutions with any kernel size and strides as well as deconvolutions. It is also capable of supporting other convolution-based operations in CNNs such as 1-D Conv or dilated Conv, by feeding the data and weights into the multipliers in the right sequence.

B. Parallelism Exploration

We explore different levels of parallelism in order to improve the resource utilization and compute efficiency of our accelerator. Three levels of parallelism can be utilized for parallel processing in convolution-based operations: filter parallelism, channel parallelism and data parallelism. They correspond to unrolling the loops in lines 1, 2 and 3 of Code 1 respectively. Data parallelism is utilized in previous designs such as [11]. However, the employment of data parallelism will result in computational inefficiency in practical hardware design due to the following factors:

1) Workload imbalance when performing Deconv. When employing data parallelism, it computes multiple output pixels in one row of the output feature maps in parallel. However, Deconv has 3 separate modes with respect to which the output in one row can be produced, just as we have mentioned above. As a result, the workload of the multipliers is imbalanced and some multipliers must be kept idle to wait for others to finish processing, resulting in low multiplier utilization.

2) Inefficiency when the input width of a layer cannot be divided by the degree of data parallelism. The degree of parallelism in hardware must be a fixed number, e.g., 32. However, the layers in CNNs often have the input maps with different heights and widths, and it is impossible to have a degree of parallelism in which all the widths of layers in the network are fully supported. For example, for $W = 36$, the compute efficiency is only $36/32 = 56\%$. This inefficiency can be relieved by batch processing, but as previously mentioned, it increases the latency for streaming applications.

Therefore, instead of using data parallelism, we employ the channel parallelism in this work, as already shown in Figure 4. Multiple channels (PC) of inputs are multiplied with the weights in parallel and the results are then added together using an adder tree before the accumulation. The advantage of this design is that each multiplier’s workload is balanced, since the output pixels of different channels have the identical position in the output maps. Additionally, the layers’ input channel (except for the first layer) in CNNs are often a power of two, or can be tuned to a power of two, so that they can be divided by the degree of channel parallelism (PC) which is normally a power of two as discussed previously. Hence, the channel parallelism does not lead to any loss in the utilization of multipliers and it adapts to the algorithmic design from users. On the contrary, once the size of the first layer’s input is determined, the size of all other layers are automatically decided, while the channel numbers are independent among layers in one CNN model.

C. Hardware Building Blocks

Figure 6 shows the hardware blocks of one datapath that map a CNN model onto the FPGA. Each datapath consists of a MM module, i.e., the unified compute cell to perform the convolution, deconvolution or fully-connected operation. It is then followed by a ReLU module which performs the non-linear activation such as ReLU or leaky ReLU. The following pooling module is added to run average or maximum pooling on the input data. The residual block accepts one input from one of the preceding hardware blocks which computes the results of the current layer, and another input from the local cache which stores the result from the previous operation. It can perform element-wise operations such as add, subtract or multiply. The operations are implemented using the available DSPs and one DSP can be configured to run any of the three kinds of operations above during runtime simply by using control signals. Therefore, our design does not introduce any additional resource overhead by supporting three types of element-wise operations instead of potentially only supporting multiply in the residual block. The final connected block is a global average pooling (GAP) module, which is usually employed before a final fully-connected layer in a CNN [38]. The concatenative layers do not perform any operations, thus no hardware block needs to be instantiated and they are actually implemented through smart cache design, as their operation is mainly dependant on routing of the incoming data.

![Diagram of the architecture](image-url)
The trick in the datapath design is that each of the hardware blocks can be bypassed through multiplexers which enable flexible layer configurations. Thus, our design is capable of implementing a wide range of CNN topologies such as GoogLeNet [8], ResNet [7], VGG16 [2] and YOLOv3 [9] by simply correctly configuring the datapath through control signals that influence the information flow. Besides, the whole datapath is run in a pipelined manner and all other functionalities can be run in parallel in the main module, thus keeping these blocks busy during most of the execution time and achieving high resource efficiency across the CNN models.

The input image and weights are stored in a DDR memory. While processing, they are first cached in the on-chip Block RAMs (BRAMs), i.e. local cache on the FPGA, then all the intermediate results are stored in the local cache without accessing the DDR memory, to avoid additional communication cost. The final result after execution is stored back to the DDR memory for further evaluation in the CPU. Therefore, the performance of our system is not limited by the bandwidth of the DDR interfaces.

### D. Smart Cache Design

One of the advantages of FPGAs in comparison to GPUs and CPUs is their large on-chip bandwidth, since the local BRAMs can be customized with large data width to decrease the access latency for the frequently used data. For example, in convolution, each input pixel is reused $K \times K \times F$ times, and weights are only used once. Data buffers are also needed to cache the input and output of standard convolutions, inputs of residual block, and multiple input blobs of concatenative connections. Therefore, efficient utilization and management of the local caches on the FPGA is crucial to the performance of the overall system. Here, we introduce our smart cache design, in order to achieve the maximum memory utilization while maintaining parallel processing capabilities in channel and filter dimensions. Besides, we show how the local cache is divided and balanced into different parts, in order to improve the efficiency of concatenative and residual connections.

**Data Storing Pattern in Cache.** The storage data pattern in caches should mainly consider the support of parallel processing. Weights are simple and straightforward to be cached. Weight buffers are divided into PF memory banks and each bank stores one set of filter weights, i.e. $C \times K \times K$. Each bank has a memory width of PC weights with the depth of $K \times K \times TC$, where $TC = C/PC$. As shown in Figure 7, the weights are stored in channel dimension first, followed by width and height dimensions. Weights of multiple filters are fed into different rows of the datapaths in parallel.

Data buffer design is much more challenging. The feature maps can be stored in the data buffer in two orders: channel-major and block-major. Both methods store the input feature maps in one single memory with the width of PC data pixels in channel dimension for implementation of channel parallelism. The illustration of both methods is shown in Figure 8. Channel-major: it stores the data pixels in the order of $H \times W \times C$. The data in channel dimension are stored first, then followed by width and height. Block-major: it stores the feature maps block by block, as the total volume can be regarded as $TC$ blocks in the channel dimension. Each data block is stored in the order of $H \times W \times TC$. In this work, we use the block-major storing method for more efficient implementation of concatenative connections, as we will discuss later.

**Computing Pattern.** Corresponding to the data storage pattern, there are two alternative ways for computing the standard Conv. For convenience, we still name them as channel-major and block-major computing patterns. Channel-major: it computes the final result of one data point first, thus it needs to access the data in one $K \times K$ window along the channel dimension until the end. This results in the datapaths reading $K \times K \times C$ input pixels in $TC \cdot K \cdot K$ cycles and then generating PF output pixels. The datapaths share the
same input pixels. Every $TC \cdot K \cdot K$ cycles, the accelerator generates PF results and in total $TC \cdot K \cdot K \cdot H \cdot W \cdot F/PF$ cycles are needed. When block-major storage is used, the data are read discontinuously in the input buffer. Block-major: it computes the results in width and height dimensions first instead of channel dimension, and the intermediate results of one block size need to be cached during the process. Every $K \cdot K \cdot H \cdot W \cdot TC$ cycles, it generates the results of the whole maps of PF filters, i.e. $H \times W \times PF$ output pixels. Compared to the channel-major method, it is more efficient for the DDR memory access since it generates a large volume of data consecutively and thus enables burst transfers of results to the DDR memory. However, it needs large buffers to cache the intermediate results with the size of $H \times W \times PC \times PF$, which increases the overhead of local caches.

Nevertheless, the channel-major computing does not need any cache for intermediate results and provides us with more efficient utilization of local memories. Therefore, it better suits our architecture in which all the layers are processed by using on-chip memories. The behaviours of different combinations of storing and computing patterns in cache design are summarized in Table I. In this work, the block-major storing and channel-major computing are utilized with comprehensive consideration of design complexity and compute efficiency. Note that the output results are always produced in the block-major pattern, because the results are generated in the filter dimension, so the block-major storing will lead to continuous writing behaviour, as shown in Figure 8.

**Table I**

<table>
<thead>
<tr>
<th>Behaviour</th>
<th>Storing</th>
<th>Computing</th>
<th>Block-major</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel-major</td>
<td>✓ continuous read</td>
<td>✓ continuous write</td>
<td>✓ continuous read</td>
</tr>
<tr>
<td>✓ continuous write</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>✓ concat. efficient</td>
<td>✓ concat. efficient</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Block-major</td>
<td>✓ continuous read</td>
<td>✓ continuous write</td>
<td>✓ continuous read</td>
</tr>
<tr>
<td>✓ continuous write</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>✓ concat. efficient</td>
<td>✓ concat. efficient</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Data Buffer Organization.** This part mainly considers how to manage and balance the data buffers for standard convolution, residual and concatenative connections. When performing standard Conv, two data buffers are needed which are input and output buffers respectively. Residual connection has two data inputs and a single output, while concatenative connection can have more than two inputs and again a single output. As shown in Figure 9 when connecting inputs in the residual layer, the input maps are stored in the input buffer and the accelerator can run standard Conv first, then its output is connected to the residual block with the other input coming from a second data buffer - Residual Buffer and finally, the residual output is stored in the output buffer. With this design, we can keep both MM module and residual block busy at the same time which guarantees high resource occupancy.

Since there are usually more than one residual or concatenative connections in a single network, either memory buffer can be used as an input or output or residual buffer. Therefore, in this work, we customize three memory buffers to cache the data, that all have the identical size and structure. When performing the concatenative connections, because the data are stored in buffers per block, they are concatenated together just by jumping to the other memory location which stores the other input blob. This also works for even more intricate input patterns, such as three input blobs concatenated, by storing the multiple data blobs in one memory buffer. The simplicity and efficiency of implementation of the concatenative connection is owed to the chosen block-major storing pattern in data buffers.

**E. Overall Accelerator**

The overall system is shown in Figure 10. It consists of the host processor, computation engine, on/off-chip interconnect (DMA) and off-chip DDR memory. The host processor is used to configure the parameters of layers when running the CNN model in the computation engine. All the weights of the model, the input image and the final results of classification/detection/segmentation are stored in the DDR memory.
a pipelined manner without the need for external memory access. As illustrated in Figure 5, input and output feature maps are cached in the data buffers using BRAMs during the execution. The memory size and data structure of these data buffers are the same, as described above. Before the processing of the first layer, the input data are transferred from the DDR and cached in one buffer. Then, the inputs are streamed into the datapaths, while the outputs are simultaneously flowing into the second data buffer. When the computation of the first convolution finishes, the second data buffer acts as the input buffer for the second convolution and the outputs will be cached in the other buffers. At the end, the final outputs are transferred back to the DDR from the data buffers. Double buffer technique is also used to cache weights, in order to overlap the weight load time with the computation time. For simplicity, it is not shown in Figure 5.

B. Input Reshaping to Improve Utilization

For CNNs trained on ImageNet [36], nearly 10-15% of the total computation is associated with the first convolution layer because of the large spatial size of the input image [13]. However, the computation of the first convolution layer has not been mapped well onto the previous hardware accelerators such as those based on the systolic architectures [39], because the input image only offers a small number of channels, which cannot fully utilize the input bandwidth and leads to the under-utilization of the computing resources.

To solve this imbalance, we propose to reshape the first layer to improve the resource utilization of our design. The input maps are divided into multiple small blocks. Then, we concatenate these blocks together along the channel dimension. Correspondingly, in order to fit them into our computation engine, the multipliers of the MM module shown in Figure 4 are grouped by 4, and each group takes three channels of data as input and generates one output. Hence, each datapath generates PC/4 output pixels in total at a time. With the help of the proposed input reshaping, the compute efficiency of the first layer is increased from 3/PC to 3/4=75%.

C. DSP Configuration

The theoretical performance of the system depends on the number of multipliers used in our design. In FPGAs, DSPs are often used to implement multipliers, which makes them the most limiting resource for CNN acceleration. Owing to the 8-bit quantization scheme, our accelerator has the potential of a very high compute density.

In Intel Arria 10 FPGAs, the DSP blocks can be fractured into two 18 × 19 integer multipliers. However, even using one DSP to implement two fixed-point multipliers is still a waste of resources because the 18 × 19 multiplier is implemented only for one 8 × 8 multiplication. To fully leverage the DSPs and logic elements (ALMs), we propose to use one 18 × 19 multiplier together with some ALMs to implement two 8 × 8 multiplications and one 16-bit addition. Also, to prevent the ALMs exceeding the constraints of the device, we use DSPs in two configurations: 1) one DSP plus ALMs for four 8 × 8 multipliers and two additions; 2) one DSP for two 8 × 8 multipliers. In such way, we can fully leverage the DSPs while keeping the ALMs under the constraints.

V. LATENCY ESTIMATION WITH GAUSSIAN PROCESS

A. Motivation

Design space exploration (DSE) has been widely used in hardware accelerators [11], [35], [40] for CNNs, to optimize a wide range of hardware parameters in an effort to efficiently map a CNN onto the target FPGA. The DSE process usually involves two approximating models. The models are used instead of running the CNN on real hardware after each hardware iteration with different hardware parameters to collect measurements, which is very time consuming. One model is the resource model, which models the resources for a specific architecture with given hardware parameters in the target FPGA device. The other model is the performance model, which usually estimates the corresponding system performance, e.g. latency, given the chosen hardware and fixed algorithmic properties. Then DSE will try to find the optimal design parameters which achieve the best performance under the resource constraints for a given device.

There are several rather complicated performance estimation frameworks for FPGA-based accelerators [41], [42]. Therefore, practitioners usually resort to an analytic formulation of performance prediction that provides a rough estimate, e.g. for the latency, due to the simplicity of this prediction method. Additionally, the analytic approximation can be easier to integrate into DSE optimisation loop, which is often custom to support a variety of CNNs [5], as in comparison to working with full-round simulation software [43].

Nonetheless by avoiding the use of dedicated simulation software or complicated performance predictors and instead using only an analytic approximation introduces several challenges. First, by formulating an analytic approximation, we usually avoid to count for scheduling which can introduce errors in the prediction. Second, the explicit time to execute a certain operation on hardware varies by on/off-chip communication, synchronisation, control signals, I/O interruptions and in particular for the CNN accelerators - the CNN's architecture, which cannot be covered by analytic estimation. Third, a pure analytic method is unable to account for any collected real-world performance measurements. Therefore, it is necessary to develop a performance estimation method, which provides the user with a reliable guarantee of the expected performance, while not increasing the implementation effort.

B. Our Method

In this work, we propose a novel approach for accurate performance estimation for FPGA-based CNN accelerators, that we used to estimate latency of a given CNN on the accelerator. This method employs a Gaussian process regression (GPR) [44] approach coupled with the standard analytic formulation [11] and the collected measurements.

GPR is a non-parametric, Bayesian approach for regression that can embody prior knowledge/model into the target. It is specified by a mean function \(m(\cdot)\) and a covariance function (kernel) \(k(\cdot, \cdot)\). The mean function represents the supposed
average of the estimated data. The kernel computes correlations between inputs and it encapsulates the structure of the hypothesised function.

The predictive distribution \( p(y_t|X, y, X_t) \) for the targets \( y_t \) given the corresponding features \( X_t \) and the training data \((X, y)\) is defined as a multivariate Gaussian distribution with a predictive mean \( \mathbb{E}[y_t|X, y, X_t] \) and a predictive variance \( \mathbb{V}[y_t|X, y, X_t] \), which are defined as follows:

\[
\begin{align*}
\mathbb{E}[y_t|X, y, X_t] &= m(X_t) + k(X_t, X)(k(X, X) + \sigma^2 I)^{-1}(y - m(X)) \\
\mathbb{V}[y_t|X, y, X_t] &= k(X_t, X_t) + k(X_t, X)(k(X, X) + \sigma^2 I)^{-1}k(X_t, X)^T
\end{align*}
\]

where \( \sigma^2 \) represents the noise amplitude and \( I \) is the identity matrix. The detailed derivations can be found in [45].

In this work, the GP’s target is to estimate the latency for a single layer based on the input features. The features include the model’s layer parameters introduced in Section III-A and the accelerator’s parameters such as the degrees of parallelism (PC and PF), clock frequency and data width. The standard analytic formulation developed in our prior work [11] is used as the mean function of the GP, with the profiling data collected by running the CNN on real hardware as the training data.

The main benefit of using a GP over other methods such as linear regression or gradient tree boosting, that rely on a large number of collected measurements, is that it can use the previously developed analytic formulation, as prior knowledge in a form of \( m(\cdot) \). Thus, it reuses any previously developed heuristics and only minimally increases the implementation effort by tuning a small number of hyperparameters, while requiring a smaller number of collected measurements; thanks to the heuristic. Moreover, it can use the previously collected measurements \((X, y)\) to learn to account for any non-linearities such as on/off-chip communication, synchronisation or control signals.

VI. EVALUATION AND EXPERIMENTS

A. Benchmarks

Some typical CNNs have been tested as benchmark models as listed in Table I. These models are widely used for tasks of classification, object detection and segmentation. VGG16 [2] is one of the largest and computationally intensive networks, with serial layer connectivity and uniform kernel size (3x3) across its convolutional layers. ResNet-50 and ResNet-101 [7] represent the mainstream networks that contain the residual connections inside their blocks. Inception-v4 [38] has a more uniform and simplified architecture with concatenative connections compared to ResNet models. SSD [46] has the architecture which builds on VGG16, and a set of auxiliary convolutional layers were added to extract features at multiple scales and progressively decrease the size of the input to each subsequent layer. U-Net [10] is famous for the introduction of large up-sampling (deconvolutional) layers for semantic segmentation and it also has concatenative connections.

YOLOv3 [9] is a mainstream network with feature map up-sampling and concatenation. Its feature extractor is built on Darknet-53 which is organized as a series of residual blocks. Therefore, YOLOv3 has all the characteristics we mentioned in Figure 1. It should be noted that besides the mentioned benchmark models, other networks are also supported by our accelerator.

<table>
<thead>
<tr>
<th>Category</th>
<th>Network</th>
<th>Workloads (GOPS)</th>
<th>Characteristic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Classification</td>
<td>VGG16</td>
<td>30.94</td>
<td>serial connectivity</td>
</tr>
<tr>
<td></td>
<td>ResNet-50</td>
<td>7.7</td>
<td>uniform kernel size</td>
</tr>
<tr>
<td></td>
<td>ResNet-101</td>
<td>15.5</td>
<td>residual connection</td>
</tr>
<tr>
<td>Object Detection</td>
<td>SSD</td>
<td>5.254</td>
<td>branches</td>
</tr>
<tr>
<td></td>
<td>YOLOv3</td>
<td>71.4</td>
<td>up-sampling</td>
</tr>
<tr>
<td></td>
<td>U-Net</td>
<td>816.9</td>
<td>up-sampling</td>
</tr>
</tbody>
</table>

B. Implementation Details

Our accelerator was implemented and evaluated on the Intel’s Arria 10 device which consists of a high-performance and power-efficient FPGA device, i.e. Arria 10 GX1150 (20 nm), a dual-core ARM Cortex-A9 processor (1.5 GHz) and 2 GB DDR4 memory. The ARM CPU was used to configure the layers’ parameters when running each model in our accelerator. All the hardware modules are developed using Verilog HDL. The hardware system was synthesized and placed-and-routed with Quartus Prime Pro 18.1. In the target device, our accelerator achieved the optimal design parameters at PC×PF = 64 × 64 and the computation engine is run at the clock frequency of 200 MHz.

C. Latency Estimation Results

The evaluation dataset comprises the convolutional layers from three CNNs, i.e. 24 convolutions of SSD [46], 57 convolutions of ResNet-50 [7] and 75 convolutions of YOLOv3 [9]. Each model was executed on the implemented accelerator on Intel Arria GX1150 FPGA. The training of the model was performed on 50% of the data over the three networks. Additionally, for a more comprehensive evaluation leave-one-out cross validation was used, where each time, one sample was left out and all the others were used for training. This process is then repeated for each sample in the dataset. The GPR is implemented using the existing GPflow [47] library and it was trained using an Adam optimiser with the initial learning rate \( 1 \times 10^{-3} \) until convergence with respect to the relative error. Matérn 3/2 kernel [45] is chosen as the GP’s kernel. The result is shown in Table II in comparison to the standard analytic approximation [11].

The experiment results demonstrate the estimation accuracy improvements provided by the GPR. Compared to the standard method, it reduces the relative error from 27.6% to 8.3%, 33% to 9.2%, 22% to 3.1% for the evaluated models respectively.
achieving a maximum of 23.8% and an average of 20.7% reduction in the errors of latency estimation. The results confirm that our method provides a very accurate estimate of latency, and thus accelerates the process of CNN model tuning in order to satisfy the latency requirement for real-time applications. Therefore, the proposed method can largely reduce the design time for the trade-off between accuracy and performance, and improve the hardware design productivity.

D. Resource Efficiency

Table [IV] shows the resource utilization of the accelerator on Arria 10 GX1150. Owning to the use of 8-bit quantization and the proposed DSP configurations, the low-precision fixed-integer multipliers are implemented individually in soft logic or combined with other multipliers in the DSP blocks, leading to high resource utilization and great compute density. By fully leveraging the DSP blocks, we have a relatively low use of ALMs and registers, which enables our accelerator to work at a relatively high clock frequency (200 Mhz).

<table>
<thead>
<tr>
<th>Resources</th>
<th>ALMs (Used)</th>
<th>Registers (Used)</th>
<th>DSPs (Used)</th>
<th>M20K (Used)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total</td>
<td>427,200</td>
<td>1,708,800</td>
<td>1,518</td>
<td>2,713</td>
</tr>
<tr>
<td>Utilization</td>
<td>71%</td>
<td>52%</td>
<td>97%</td>
<td>86%</td>
</tr>
</tbody>
</table>

Figure [I] shows a breakdown of the resources of each module in the datapath. Since the MM module is the core computation block, it has the highest utilization of ALMs, Registers and DSPs among all the modules. Besides the MM module, the arithmetic operation inside the residual and ReLU blocks are implemented with DSPs that can be configured for element-wise add / subtract / multiply operation. The other two modules, i.e. GAP and Pooling use soft logic to implement the arithmetic operations, and thus they use a relatively high percentage of ALMs and on-chip registers.

E. Compute Efficiency and Model Accuracy

Table [V] shows a summary of the performance, compute (MAC) efficiency and accuracy for our benchmark models when running on Arria 10 GX1150 device. Our accelerator achieves the throughput of 1.30 ~ 1.59 TOP/s (tera-operations per second), which is up to 97% of the theoretical maximum performance. As can be seen, it achieves the compute efficiency of 79.1% ~ 97.0%, depending upon the network. The relative low efficiency of VGG16 is due to the large computation of the first layer since it can only achieve 75% of efficiency as we have discussed in Section [IV-B]. Nevertheless, our accelerator achieves high compute efficiency of more than 89% for networks with irregular types such as ResNet and YOLOv3. Our framework employs the 8-bit fixed-point quantization scheme in [15], and the resulting accuracy for the CNNs is almost equivalent to that of the original floating point 32-bit (FP32) model, which are within one percentage point of the original FP32 accuracy without retraining.

F. Performance Comparison

Comparison With Embedded GPU: We compare the performance of our design with the widely used high-performance NVIDIA Tegra X1 platform. TX1 has 256 CUDA cores delivering over 1 TOP/s of peak performance with a power consumption of 10W. NVIDIA TensorRT as supplied by the JetPack 3.1 package was run with the NVIDIA cuDNN library and FP16 precision, which enables a highly optimized execution of layers. Although a batched way of processing can fully utilize the parallelism of GPU on TX1, it is not a good choice for real-time processing because it increases latency, as discussed in Section [I]. Therefore, on all evaluated platforms, the benchmarks are run with a batch size of 1.

Performance comparison is shown in Table [VI]. As we can see, the GPU performance has a large divergence across the evaluated models from 131 ~ 322 GOP/s compared to ours of 1.3 ~ 1.59 TOP/s on FPGA. In general, GPU performs better on larger CNN models with regular shape and serial connectivity such as in cases of VGG16 and U-Net. However, the GPU’s performance decreases dramatically on smaller models or models with residual or concatenative connections. As a result, GPU TX1 has the lowest performance of 131 GOP/s for YOLOv3 among all the evaluated models. Owning to our customized and careful design for the irregular connections, our accelerator achieves an overall high compute efficiency across all benchmark models. The proposed accelerator achieves 4× ~ 10.5× speedup in terms of the throughput of GOP/s. Even for VGG16 and U-Net, we achieve similar energy efficiency of GOPs/W compared to GPU. Apart from these two models, we achieve 1.32× ~ 2.33× improvements on the energy efficiency compared to GPU.
Comparison With Previous FPGA Accelerators: Table VII gives the performance comparison of our design against prior FPGA-based accelerators. All results are based on the batch size equal to 1, and the energy efficiency results are normalized using the board power consumption for fair comparison across all works. The total number of DSPs in device is used to compare the resource efficiency (GOP/s/DSP) because the utilization of DSPs can be regarded as a metric of the quality of the hardware architecture design of FPGA-based accelerators.

For all evaluated networks, our accelerator outperforms all other accelerators in terms of both resource efficiency (GOP/s/DSP) and energy efficiency (GOP/s/W), as shown in Table VII. Among all the accelerators, we achieve the best resource efficiency of 1.0 GOP/s/DSP and energy efficiency of 33.8 GOP/s/W. In [31], the authors achieved a similar energy efficiency of 30.7 GOP/s/W to our work. However, their work only implemented AlexNet which has uniform and regular shape and its performance will be impacted negatively with other CNN topology with irregular connections. Besides, [31] used a batch size of 1 for convolution layers, and 96 for the fully connected layers, which increased the throughput but actually also increased the latency. Compared to the state-of-art implementation of CNNs with irregular shapes in [35], we achieve a resource efficiency improvement of 6.13× and an energy efficiency improvement of 2.2× for VGG16 and ResNet.

VII. CONCLUSION

This paper presents an accelerating framework towards the full-stack acceleration of CNNs on FPGAs. Computational functions such as convolutional, deconvolutional and fully-connected layers are mapped in a unified architecture by exploiting different level of parallelism and fully leveraging the DSPs. Besides, the proposed accelerator addresses the efficiency of the irregular connections in CNN models such as residual and concat connections by the smart cache design. Quantitative evaluation results demonstrate that our accelerator outperforms the performance density and energy efficiency of existing state-of-the-art FPGA-based accelerators, achieves a high compute efficiency, and therefore provides a highly-optimized, specialized hardware accelerator for machine learning acceleration.

REFERENCES


TABLE V

**Performance and Accuracy on Benchmark Models**

<table>
<thead>
<tr>
<th>Dataset</th>
<th>Network</th>
<th>Latency(ms)</th>
<th>Throughput(GOP/s)</th>
<th>Energy Efficiency(GOP/s/W)</th>
<th>MAC Efficiency</th>
<th>Accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>top-1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This Work</td>
<td>FP32</td>
<td>diff.</td>
<td></td>
</tr>
<tr>
<td>Classification</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Imagenet [56]</td>
<td>VGG16</td>
<td>23.9</td>
<td>1295</td>
<td>28.8</td>
<td>79.1%</td>
<td>top-1: 70.23%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>This Work: 70.98%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FP32: -0.75%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>diff.</td>
</tr>
<tr>
<td></td>
<td>ResNet-50</td>
<td>5.07</td>
<td>1519</td>
<td>33.8</td>
<td>92.7%</td>
<td>top-1: 74.73%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>This Work: 75.13%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FP32: -0.4%</td>
</tr>
<tr>
<td></td>
<td>Inception-v4</td>
<td>9.79</td>
<td>1590</td>
<td>35.4</td>
<td>97.0%</td>
<td>top-1: 76.72%</td>
</tr>
<tr>
<td>Object Detection</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>This Work: 76.47%</td>
</tr>
<tr>
<td></td>
<td>SSD</td>
<td>3.57</td>
<td>1472</td>
<td>32.7</td>
<td>89.8%</td>
<td>top-1: 80.06%</td>
</tr>
<tr>
<td></td>
<td>YOLOv3</td>
<td>48.99</td>
<td>1457</td>
<td>32.4</td>
<td>89.0%</td>
<td>top-1: 80.1%</td>
</tr>
<tr>
<td>Segmentation</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>diff.</td>
</tr>
<tr>
<td>Cityscapes [50]</td>
<td>U-Net</td>
<td>543.19</td>
<td>1504</td>
<td>33.4</td>
<td>91.8%</td>
<td>top-1: 93.68%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>This Work: 93.75%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FP32: -0.07%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>diff.</td>
</tr>
</tbody>
</table>

a The batch size is set to 1.
b The energy efficiency is quoted in giga-operations per second per watt (GOP/s/W) and the total board power consumption (45W) is used for computation.
<table>
<thead>
<tr>
<th>GPU TX1 (fp16)</th>
<th>FPGA GX1150</th>
</tr>
</thead>
<tbody>
<tr>
<td>Latency/ms</td>
<td>GOP/s</td>
</tr>
<tr>
<td>ResNet-50</td>
<td>53.09</td>
</tr>
<tr>
<td>VGGNet-16</td>
<td>96.5</td>
</tr>
<tr>
<td>ResNet-101</td>
<td>84.52</td>
</tr>
<tr>
<td>Inception-v4</td>
<td>158.00</td>
</tr>
<tr>
<td>SSD</td>
<td>21.22</td>
</tr>
<tr>
<td>YOLOv3</td>
<td>454.00</td>
</tr>
<tr>
<td>U-Net</td>
<td>2540.00</td>
</tr>
<tr>
<td>Speedup</td>
<td>1.92</td>
</tr>
</tbody>
</table>


Shuanglong Liu received the B.Sc. and M.Sc. degrees from the Department of Electronic Engineering, Tsinghua University, Beijing, China, and D.Phil. degree in Electric Engineering from Imperial College London, London, U.K. He is currently a Research Associate with the Department of Computing, Imperial College London, London, U.K. He has published over 20 research papers in peer-refereed journals and international conferences. His current research interests include reconfigurable and high performance computing for Convolutional Neural Networks (CNNs) and statistical inference problems.

Hongxiang Fan received the B.S. degree in electronic engineering from Tianjin University, Tianjin, China, in 2017, and the master’s degree from the Department of Computing, Imperial College London, London, U.K., in 2018. He is currently a Ph.D. student in Machine Learning and High-Performance Computing at Machine Learning and High-Performance Computing at Imperial College London. His current research focuses on efficient algorithm and acceleration for Machine Learning applications.

Martin Ferianc received the MEng. degree from the Department of Electronic Engineering, Imperial College London, London, U.K., in 2019. He is currently a Ph.D. student at University College London. His current research interests include convolutional neural networks and neural architecture search applied to computer vision tasks.

Xinyu Niu is the Co-Founder and CEO of Corerain Technologies in Shenzhen, China. He received the B.Sc. Degree from Fudan University, Shanghai, China, and the M.Sc. and Ph.D. degrees in computing science from Imperial College London, London, U.K. His current research interests include developing applications and tools for reconfigurable computing that involves runtime reconfiguration.

Table VII

<table>
<thead>
<tr>
<th>Platform</th>
<th>Frequency (MHz)</th>
<th>Bit-width</th>
<th>#DSP</th>
<th>Logic (ALMs/LUTs)</th>
<th>Power(W)</th>
<th>CNN Model</th>
<th>Latency(ms)</th>
<th>Performance (GOPs)</th>
<th>Resource Efficiency (GOPs/DSP)</th>
<th>Energy Efficiency (GOPs/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ma et al. [25]</td>
<td>Intel GX1150</td>
<td>150</td>
<td>8-16 bit fixed</td>
<td>427K</td>
<td>45</td>
<td>VGG16</td>
<td>47.97</td>
<td>645.25</td>
<td>0.425</td>
<td>14.3</td>
</tr>
<tr>
<td>Aydonat et al. [31] in FPGA 2017</td>
<td>Intel GX1150</td>
<td>303</td>
<td>16-bit float</td>
<td>427K</td>
<td>45</td>
<td>AlexNet</td>
<td>not reported</td>
<td>1382</td>
<td>0.91</td>
<td>30.7</td>
</tr>
<tr>
<td>Guo et al. [51] in TCAD 2018</td>
<td>Xilinx Zynq-7020</td>
<td>214</td>
<td>8-bit fixed</td>
<td>53K</td>
<td>3.5</td>
<td>VGG16</td>
<td>58.0</td>
<td>84.3</td>
<td>0.38</td>
<td>24.1</td>
</tr>
<tr>
<td>Venieris et al. [35] in TNNLS 2019</td>
<td>Xilinx Zynq-7045</td>
<td>125</td>
<td>16-bit fixed</td>
<td>218K</td>
<td>9.6</td>
<td>ResNet-152</td>
<td>156.4</td>
<td>124</td>
<td>0.14</td>
<td>12.9</td>
</tr>
<tr>
<td>This Work</td>
<td>Intel GX1150</td>
<td>200</td>
<td>8-bit fixed</td>
<td>427K</td>
<td>32</td>
<td>ResNet-50</td>
<td>23.9</td>
<td>147</td>
<td>0.163</td>
<td>28.8</td>
</tr>
</tbody>
</table>

In all works, the power consumptions are tested using the board power.

a All works use the batch size of 1.

b The resource efficiency results are evaluated using the total DSPs in the devices for all designs.

c The energy efficiency results are normalized here using the board power for all works, while [35] originally used the power consumption with subtracted idle power.
Wayne Luk received the M.A., M.Sc., and D.Phil. degrees in engineering and computing science from Oxford University, Oxford, U.K. He founded and leads the Computer Systems Section and the Custom Computing Group, Department of Computing at Imperial College London. He was a Visiting Professor at Stanford University, Stanford, CA, USA, and Queens University Belfast, Belfast, U.K. He is currently a Professor of Computer Engineering at the Imperial College London, London, U.K. He has been an author or editor for six books and four special journal issues. Dr. Luk is a member of the Program Committee of many international conferences, such as the IEEE International Symposium on Field-Programmable Custom Computing Machines, the International Conference on Field-Programmable Logic and Application (FPL), and the International Conference on Field-Programmable Technology (FPT). He is a Fellow of the Royal Academy of Engineering and the British Computer Society Ltd. He had 15 papers that received awards from various conferences, such as the IEEE International Conference on Application-specific Systems, Architectures and Processors, FPL, FPT, the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, X Southern Programmable Logic Conference, and the European Regional Science Association. He also received the Research Excellence Award from the Imperial College London in 2006. He was a founding Editor-in-Chief of the ACM Transactions on Reconfigurable Technology and Systems.