UCL Discovery
UCL home » Library Services » Electronic resources » UCL Discovery

Towards an Improved Model for 65-nm CMOS at Cryogenic Temperatures

Ning, J; Schormans, M; Demosthenous, A; (2020) Towards an Improved Model for 65-nm CMOS at Cryogenic Temperatures. In: Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE: Seville, Spain. Green open access

[img]
Preview
Text
09180666.pdf - Published version

Download (1MB) | Preview

Abstract

Cryogenic CMOS is a crucial subcomponent of quantum-technological applications, particularly as control electronics for quantum computers. Simulation is an important first step in designing any CMOS circuit. However, the standard BSIM4.5 model is only applicable for temperatures between 230 K and 420 K. In this work, N-type MOSFETs with different dimensions in a 65-nm CMOS technology were characterized at room temperature and liquid helium temperature (4.2 K). These measurements were compared with corresponding simulations from the BSIM4.5 model. A model of drain current in the triode region was constructed, where key parameters, such as threshold voltage and effective mobility, were modified. By adjusting these temperature-dependent parameters, the modified model predicted the triode region currents with an error reduced to 7.6%. Thus, the modified model can be utilized to simulate transistor behavior in the triode region at cryogenic temperatures.

Type: Proceedings paper
Title: Towards an Improved Model for 65-nm CMOS at Cryogenic Temperatures
Event: 2020 IEEE International Symposium on Circuits and Systems (ISCAS)
ISBN-13: 978-1-7281-3320-1
Open access status: An open access version is available from UCL Discovery
DOI: 10.1109/ISCAS45731.2020.9180666
Publisher version: https://doi.org/10.1109/ISCAS45731.2020
Language: English
Additional information: This version is the author accepted manuscript. For information on re-use, please refer to the publisher’s terms and conditions.
Keywords: Cryo-CMOS, 65-nm CMOS technology, MOSFETs characterization, modeling, BSIM4
UCL classification: UCL
UCL > Provost and Vice Provost Offices
UCL > Provost and Vice Provost Offices > UCL BEAMS
UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Engineering Science
UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Engineering Science > Dept of Electronic and Electrical Eng
URI: https://discovery.ucl.ac.uk/id/eprint/10123578
Downloads since deposit
11Downloads
Download activity - last month
Download activity - last 12 months
Downloads by country - last 12 months

Archive Staff Only

View Item View Item