Chen, Q;
Mishra, V;
Nunez-Yanez, J;
Zervas, G;
(2017)
Synchronizing reconfiguration of coherent functions on disaggregated FPGA resources.
In: Athanas, P and Cumplido, R and Feregrino, C and Sass, R, (eds.)
Proceedings of the International Conference on Reconfigurable Computing and FPGAs 2017.
IEEE: Cancun, Mexico.
Preview |
Text
Synch_reconfiguration_of coherent_functions_on_disaggregated_FPGA resources.pdf - Accepted Version Download (988kB) | Preview |
Abstract
With the evolution of cloud computing, FPGAs are involved in the data centers thanks to their high performance and logic reconfigurable features. To efficiently make use of data center resources, recent rack scale architecture tends to disaggregate data center resources. This paper proposes the Synchronizing Network wide Function Reconfiguration (SNFR) protocol that aims to synchronize the reconfiguration of coherent functions on disaggregated FPGA resources deployed across the network. The associated protocol processor is implemented. The synchronized reconfiguration is captured by the Xilinx debug core and network traffic analyzer. The experimental section shows that the protocol processor can support maximum 9 Gbps traffic and introduces additional latency ranged from from 0.1 μs to 0.21μs.
| Type: | Proceedings paper |
|---|---|
| Title: | Synchronizing reconfiguration of coherent functions on disaggregated FPGA resources |
| Event: | International Conference on Reconfigurable Computing and FPGAs (ReConFig) |
| Location: | Cancun, MEXICO |
| Dates: | 04 December 2017 - 06 December 2017 |
| ISBN-13: | 978-1-5386-3798-2 |
| Open access status: | An open access version is available from UCL Discovery |
| DOI: | 10.1109/RECONFIG.2017.8279822 |
| Publisher version: | http://dx.doi.org/10.1109/RECONFIG.2017.8279822 |
| Language: | English |
| Additional information: | This version is the author accepted manuscript. For information on re-use, please refer to the publisher’s terms and conditions. |
| Keywords: | Science & Technology, Technology, Computer Science, Hardware & Architecture, Engineering, Electrical & Electronic, Computer Science, Engineering |
| UCL classification: | UCL UCL > Provost and Vice Provost Offices > UCL BEAMS UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Engineering Science UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Engineering Science > Dept of Electronic and Electrical Eng |
| URI: | https://discovery.ucl.ac.uk/id/eprint/10052495 |
Archive Staff Only
 |
View Item |
