TY - JOUR AV - public EP - 4 A1 - Friston, S A1 - Steed, A A1 - Tilbury, S A1 - Gaydadjiev, G UR - http://dx.doi.org/10.1109/FPL.2015.7293974 N2 - Reconfigurable hardware has been used before for low latency image synthesis. These are typically low level implementations with tight vertical integration. For example the apparatus of both Regan et al and Ng et al had the tracker driven by the same device performing the rendering. Reconfigurable hardware combined with the dataflow programming model can make application specific rendering hardware cost effective. Our sprite renderer has comparable scope to both prior examples, but our dataflow graph can be adapted to other use cases with an effort comparable to GPU shader programming. JF - IEEE Conference Publications : Proceedings of the 25th International Conference on Field Programmable Logic and Applications PB - IEEE SP - 1 N1 - © 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.? ID - discovery1471050 Y1 - 2015/09/04/ TI - Ultra low latency dataflow renderer ER -