UCL logo

UCL Discovery

UCL home » Library Services » Electronic resources » UCL Discovery

A risc architecture to support neural net simulation

Pacheco, M; Treleaven, P; (1993) A risc architecture to support neural net simulation. In: (pp. pp. 482-487).

Full text not available from this repository.

Abstract

© Springer-Verlag Berlin Heidelberg 1993. The Neural-RISC architecture consists of a primitive microprocessor and a parallel architecture, designed to optimise the computation of neural network models. The Neural-RISC system architecture consists of linear arrays of microprocessors connected in rings. Rings end up in an interconnecting module forming a cluster. Clusters of rings are arranged in different point-to-point topologies and are controlled by a host computer. The Neural-RISC node architecture comprises a 16-bit reduced instruction-set processor, a communication unit, and local memory—all integrated into the same silicon die. A VLSI prototype chip was implemented to demonstrate the system and node architecture. Using the standard 2μ CMOS technology, the chip integrates an array of two Neural-RISC microprocessors. This paper discusses the Neural-RISC design issues, presents a system overview and describes the VLSI implementation.

Type: Proceedings paper
Title: A risc architecture to support neural net simulation
ISBN-13: 9783540567981
UCL classification: UCL > Provost and Vice Provost Offices
UCL > Provost and Vice Provost Offices > UCL BEAMS
UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Engineering Science
UCL > Provost and Vice Provost Offices > UCL BEAMS > Faculty of Engineering Science > Dept of Computer Science
URI: http://discovery.ucl.ac.uk/id/eprint/1549873
Downloads since deposit
0Downloads
Download activity - last month
Download activity - last 12 months
Downloads by country - last 12 months

Archive Staff Only

View Item View Item