Sarkar, S; Sewell, P; Owens, S; Ridge, T; Myreen, MO; Nardelli, FZ; ... Alglave, J; + view all Sarkar, S; Sewell, P; Owens, S; Ridge, T; Myreen, MO; Nardelli, FZ; Braibant, T; Alglave, J; - view fewer (2009) The semantics of x86-CC multiprocessor machine code. In: ACM SIGPLAN Notices. (pp. 379 - 391).
Full text not available from this repository.
Multiprocessors are now dominant, but real multiprocessors do not provide the sequentially consistent memory that is assumed by most work on semantics and verification. Instead, they have subtle relaxed (or weak) memory models, usually described only in ambiguous prose, leading to widespread confusion. We develop a rigorous and accurate semantics for x86 multiprocessor programs, from instruction decoding to relaxed memory model, mechanised in HOL. We test the semantics against actual processors and the vendor litmus-test examples, and give an equivalent abstract-machine characterisation of our axiomatic memory model. For programs that are (in some precise sense) data-race free, we prove in HOL that their behaviour is sequentially consistent. We also contrast the x86 model with some aspects of Power and ARM behaviour. This provides a solid intuition for low-level programming, and a sound foundation for future work on verification, static analysis, and compilation of low-level concurrent code.
|Title:||The semantics of x86-CC multiprocessor machine code|
|UCL classification:||UCL > School of BEAMS > Faculty of Engineering Science > Computer Science|
Archive Staff Only: edit this record